Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM

Decoupled Direct Memory Access

Donghyuk Lee

Lavanya Subramanian, Rachata Ausavarungnirun, Jongmoo Choi, Onur Mutlu





Logical System Organization



Main memory connects processor and IO devices as an *intermediate layer*

Physical System Implementation



High Pin Cost in Processor

IO access

Our Approach



Enabling IO channel, decoupled & isolated from CPU channel

Executive Summary

• Problem

- CPU and IO accesses contend for the shared memory channel
- Our Approach: *Decoupled Direct Memory Access (DDMA)*
 - Design new DRAM architecture with two independent data ports
 → Dual-Data-Port DRAM
 - Connect one port to CPU and the other port to IO devices
 → Decouple CPU and IO accesses
- Application
 - Communication between compute units (e.g., CPU GPU)
 - In-memory communication (e.g., bulk in-memory copy/init.)
 - Memory-storage communication (e.g., page fault, IO prefetch)
- Result
 - Significant *performance improvement* (20% in 2 ch. & 2 rank system)
 - CPU pin count reduction (4.5%)

Outline



2. Our Approach

3. Dual-Data-Port DRAM

4. Applications for DDMA

5. Evaluation

Problem 1: Memory Channel Contention



Problem 1: Memory Channel Contention



Problem 2: High Cost for IO Interfaces



Shared Memory Channel

 Memory channel contention for IO access and CPU access

 High area cost for integrating IO interfaces on processor chip

Outline

1. Problem

2. Our Approach

3. Dual-Data-Port DRAM

4. Applications for DDMA

5. Evaluation

Our Approach



Our Approach



Outline

1. Problem

2. Our Approach

3. Dual-Data-Port DRAM

4. Applications for DDMA

5. Evaluation

Background: DRAM Operation



DRAM peripheral logic: *i*) controls banks, and *ii*) transfers data over memory channel

Problem: Single Data Port



Requests are served *serially* due to *single data port*

Problem: Single Data Port



What about a DRAM with **two data ports**?





DDP-DRAM Memory System



control channel with *port select*

Three Data Transfer Modes

- CPU Access: Access through CPU channel
 DRAM read/write with CPU port selection
- IO Access: Access through IO channel
 DRAM read/write with IO port selection
- Port Bypass: Direct transfer between channels
 DRAM access with port bypass selection

1. CPU Access Mode



2. IO Access Mode



3. Port Bypass Mode

memory controller at CPU CPU channel data port 1 bank control port bank m data port 2 *IO channel* **DDMA IO interface**

control channel with port by press

Outline

1. Problem

2. Our Approach

3. Dual-Data-Port DRAM

4. Applications for DDMA

5. Evaluation

Three Applications for DDMA

- Communication b/w Compute Units
 CPU-GPU communication
- In-Memory Communication and Initialization

 Bulk page copy/initialization
- Communication b/w Memory and Storage

 Serving page fault/file read & write

1. Compute Unit \leftrightarrow Compute Unit



Transfer data through DDMA without interfering w/ CPU/GPU memory accesses SAFARI

2. In-Memory Communication



Transfer data in DRAM through DDAM without interfering with CPU memory accesses SAFARI

3. Memory \leftrightarrow Storage



Transfer data from storage through DDMA without interfering with CPU memory accesses SAFARI

Outline

1. Problem

2. Our Approach

3. Dual-Data-Port DRAM

4. Applications for DDMA

5. Evaluation

Evaluation Methods

• System

- Processor: 4 16 cores
- LLC: 16-way associative, 512KB private cache-slice/core
- Memory: 1 4 ranks and 1 4 channels

Workloads

- Memory intensive:
 SPEC CPU2006, TPC, stream (31 benchmarks)
- CPU-GPU communication intensive: polybench (8 benchmarks)
- In-memory communication intensive: apache, bootup, compiler, filecopy, mysql, fork, shell, memcached (8 in total)

Performance (2 Channel, 2 Rank)



CPU-GPU Comm.-Intensive

In-Memory Comm.-Intensive

High performance improvement More performance improvement at higher core count SAFARI

Performance on Various Systems



Performance increases with rank count

DDMA vs. Doubling Channel



DDMA achieves *higher performance* at *lower processor pin count*

Conclusion

• Problem

- CPU and IO accesses contend for the shared memory channel
- Our Approach: *Decoupled Direct Memory Access (DDMA)*
 - Design new DRAM architecture with two independent data ports
 → Dual-Data-Port DRAM
 - Connect one port to CPU and the other port to IO devices
 → Decouple CPU and IO accesses
- Application
 - Communication between compute units (e.g., CPU GPU)
 - In-memory communication (e.g., bulk in-memory copy/init.)
 - Memory-storage communication (e.g., page fault, IO prefetch)
- Result
 - Significant *performance improvement* (20% in 2 ch. & 2 rank system)
 - CPU pin count reduction (4.5%)

Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM

Decoupled Direct Memory Access

Donghyuk Lee

Lavanya Subramanian, Rachata Ausavarungnirun, Jongmoo Choi, Onur Mutlu





System Overhead



DDMA reduces more expensive on-chip area, while increasing less expensive off-chip area

Channel Utilization Analysis

CPU-GPU Communication-Intensive

