Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Next revisionBoth sides next revision
research [2019/07/05 15:42] – editresearch [2020/02/29 16:21] – [Research] edit
Line 3: Line 3:
 James C. Hoe is interested in many aspects of computer architecture and digital hardware design.  His current research focuses on computer architecture, reconfigurable computing and high-level hardware design and synthesis. ([[https://scholar.google.com/citations?user=ZnRhcFUAAAAJ&hl=en |Google Scholar Profile]], [[research#select_past_papers |select papers]] and [[students#graduated_students  | student theses]]) James C. Hoe is interested in many aspects of computer architecture and digital hardware design.  His current research focuses on computer architecture, reconfigurable computing and high-level hardware design and synthesis. ([[https://scholar.google.com/citations?user=ZnRhcFUAAAAJ&hl=en |Google Scholar Profile]], [[research#select_past_papers |select papers]] and [[students#graduated_students  | student theses]])
  
-His current major research focus is on devising a new FPGA 
-architecture for power efficient, high-performance computing. His 
-research group is working on the CoRAM application development 
-framework that (1) presents a virtualized FPGA execution environment 
-and (2) offers a high-level programming abstraction to specify the 
-control sequencing of kernel invocations and data movements.  He is 
-further developing an FPGA runtime environment that incorporates 
-partial reconfiguration, virtualization, and protection features to 
-manage an FPGA as a dynamically sharable multitasking compute 
-resource. 
  
  
Line 42: Line 32:
     * **Reunion: Complexity-Effective Multicore Redundancy**. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. International Symposium on Microarchitecture (MICRO), December  2006.([[http://www.ece.cmu.edu/~jhoe/distribution/2006/micro06.pdf |pdf]] | [[reliable_processors_and_systems |project]])     * **Reunion: Complexity-Effective Multicore Redundancy**. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. International Symposium on Microarchitecture (MICRO), December  2006.([[http://www.ece.cmu.edu/~jhoe/distribution/2006/micro06.pdf |pdf]] | [[reliable_processors_and_systems |project]])
   * **Statistical Sampling of Microarchitecture Simulation**. Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe. ACM Transactions on Modeling and Computer Simulation, Volume 16, Number 3, June 2006. ([[http://dl.acm.org/citation.cfm?id=1147225&dl=ACM&coll=DL&CFID=512018042&CFTOKEN=86284265 |acm]] | [[smarts_simulation_sampling |project]])   * **Statistical Sampling of Microarchitecture Simulation**. Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, and James C. Hoe. ACM Transactions on Modeling and Computer Simulation, Volume 16, Number 3, June 2006. ([[http://dl.acm.org/citation.cfm?id=1147225&dl=ACM&coll=DL&CFID=512018042&CFTOKEN=86284265 |acm]] | [[smarts_simulation_sampling |project]])
-   * **Fingerprinting: Bounding Soft-Error Detection Latency and Bandwidth**. J. C. Smolens, B. T. Gold, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowatzyk. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 2004. ([[http://www.ece.cmu.edu/~jhoe/distribution/2004/asplos04.pdf |pdf]] | [[reliable_processors_and_systems |project]]) 
   * **Operation-Centric Hardware Description and Synthesis**. James C. Hoe and Arvind. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 23, Issue 9, September 2004. ([[http://ieeexplore.ieee.org/iel5/43/29363/01327669.pdf?tp=&arnumber=1327669&isnumber=29363&arSt=1277&ared=1288&arAuthor=Hoe%2C+J.C.%3B++Arvind%3Bs |ieee]] | [[operation_centric_hardware_abstraction |project]])    * **Operation-Centric Hardware Description and Synthesis**. James C. Hoe and Arvind. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Volume 23, Issue 9, September 2004. ([[http://ieeexplore.ieee.org/iel5/43/29363/01327669.pdf?tp=&arnumber=1327669&isnumber=29363&arSt=1277&ared=1288&arAuthor=Hoe%2C+J.C.%3B++Arvind%3Bs |ieee]] | [[operation_centric_hardware_abstraction |project]]) 
   *  **A Personal Supercomputer for Climate Research**. James C. Hoe, Chris Hill and Alistair Adcroft.  Supercomputing Conference (SC), November 1999. ([[http://www.ece.cmu.edu/~jhoe/distribution/mit/csgmemo/memo-425.pdf |pdf]] | [[cluster_computing |project]])   *  **A Personal Supercomputer for Climate Research**. James C. Hoe, Chris Hill and Alistair Adcroft.  Supercomputing Conference (SC), November 1999. ([[http://www.ece.cmu.edu/~jhoe/distribution/mit/csgmemo/memo-425.pdf |pdf]] | [[cluster_computing |project]])
Line 68: Line 57:
 ===== Downloads and Demos ===== ===== Downloads and Demos =====
   * Frozen Snapshots (i.e., the student responsible graduated)   * Frozen Snapshots (i.e., the student responsible graduated)
-    * [[http://www.ece.cmu.edu/~coram/doku.php?id=connect-hls |CONNECT in C for Vivado HLS]]+    * [[http://research.ece.cmu.edu/~coram/doku.php?id=connect-hls |CONNECT in C for Vivado HLS]]
     * [[http://research.ece.cmu.edu/calcm/connect |CONNECT Network-on-chip RTL Generator]] (Michael Papamichael now at MSR)     * [[http://research.ece.cmu.edu/calcm/connect |CONNECT Network-on-chip RTL Generator]] (Michael Papamichael now at MSR)
     * [[http://research.ece.cmu.edu/~coram/doku.php?id=corflow_beta |CoRAM-classic demo and download]] (Eric Chung now at MSR)     * [[http://research.ece.cmu.edu/~coram/doku.php?id=corflow_beta |CoRAM-classic demo and download]] (Eric Chung now at MSR)