Differences

This shows you the differences between two versions of the page.

--- home [2020/03/05 11:28] – edit
+++ home [2020/06/17 12:32] – [James C. Hoe's Home Page] edit
@@ Line 4: / Line 4: @@
 I am a Professor of [[http://www.ece.cmu.edu |Electrical and Computer Engineering]] at [[http://www.cmu.edu |Carnegie Mellon University]].  ([[https://www.ece.cmu.edu/directory/bios/hoe-james.html |My official webpage]].) My [[Research|research interests]] include computer architecture, reconfigurable computing and high-level hardware description and synthesis. I received my Ph.D. in EECS from MIT in 2000 (S.M., 1994). I received my B.S. in EECS from UC Berkeley in 1992.
-I am currently serving as the Associate Editor-in-Chief of IEEE Transactions on Computers.
+I am currently serving as the Associate Editor-in-Chief of [[https://www.computer.org/csdl/journals/tc |IEEE Transactions on Computers (IEEE-TC)]].
 I am an IEEE Fellow (2013).
@@ Line 26: / Line 26: @@
   * [[Advice Column |Recommendations for ECE undergrads]]
-  * [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf |Very short lesson on RTL Verilog]]
-  * [[https://research.ece.cmu.edu/~coram/doku.php?id=connect-hls |Can you use Vivado-HLS where you should be using Verilog?]]
   * [[FPGA Architecture for Computing]]
   * [[https://research.ece.cmu.edu/~calcm |Computer Architecture Seminars (CALCM)]]
+  * [[https://users.ece.cmu.edu/~jhoe/distribution/2017/18643-L07-essential.pdf | Very short lesson on RTL Verilog]]