no way to compare when less than two revisions

Differences

This shows you the differences between two versions of the page.


Next revision
18-447_course_schedule_spring_2016 [2017/09/29 14:11] – external edit 127.0.0.1
Line 1: Line 1:
 +====== 18-447 Course Schedule, Spring 2016======
  
 +Reading assignments are to be completed BEFORE coming to class.  (P&H=The Hardware/Software
 +Interface, Fifth Edition by Patterson and Hennessy, Morgan Kaufmann/Elsvier.) You may also find it 
 +helpful to preview lecture notes from [[18-447 Course Schedule, Spring 2011 |Spring 2011]] before class.  There will be additional assigned readings  from research papers.
 +
 +  * Part 1: L1~L12 Microrocessors
 +  * Part 2: L13~L19 Memory and I/O
 +  * Part 3: L20~L27 Multiprocessors
 +
 +(Go to [[18-447_introduction_to_computer_architecture |the Course Home Page]])
 +
 +(Go to [[https://blackboard.andrew.cmu.edu/ |Blackboard]])
 +
 +\\
 +^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Lab Week ^
 +| 1 | 1/11 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L01.pdf |L1]] | Introduction | P&H Ch1 ^ No lab meeting\\ this week |
 +|   | 1/13 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L02.pdf |L2]] | MIPS ISA | P&H Ch2  ^ | 
 +| 2 | 1/18 | ^ No classes (Martin Luther King, Jr. Day) | | Lab 1A/B start | 
 +|   | 1/20 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L03.pdf |L3]] | Single-Cycle Implementation | P&H 4.1~4.4 | | 
 +| 3 | 1/25 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L04.pdf |L4]] | ISA Design | P&H Ch2 | Lab 1A due | 
 +|   | 1/27 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L05.pdf |L5]] | Performance | P&H Ch1.6, 1.7 and 1.9 | |  
 +| 4 | 2/1 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L06.pdf |L6]] | Multi-Cycle Implementations | P&H Appendix D | Lab 1B due |  
 +|   | 2/3 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L07.pdf |L7]] | Pipelining: Basics | P&H Ch4.5~4.6 | |  
 +| 5 | 2/8 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L08.pdf |L8]] | Pipelining: Data Hazard and  Resolution | P&H Ch4.7 | Lab 2 start | 
 +|   | 2/10 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L09.pdf |L9]] | Pipelining: Control Hazard and Resolution | P&H Ch4.8 | |  
 +| 6 | 2/15 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L10.pdf |L10]] | Pipelining: Branch Prediction | P&H Ch 4.8 | mid-Lab 2 check-off |  
 +|   | 2/17 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L11.pdf |L11]] | Pipelining: Exceptions | P&H Ch4.9 and rest | |  
 +| 7 | 2/22 | ^ Midterm 1 in Class | | Lab 2 due | 
 +|  | 2/24 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L12.pdf |L12]] | Power and Energy | | | 
 +| 8 | 2/29 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L13.pdf |L13]] | Busses and I/O | | Lab 3 start | 
 +|   | 3/2 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L14.pdf |L14]] | Memory Technology and Organization | P&H Ch5.1, 5.2 and 5.5 | | 
 +|   | 3/7 | ^ No classes (Spring Break) ^ ^ | 
 +|   | 3/9 | ^ No classes (Spring Break) ^ ^ | 
 +| 9 | 3/14 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L15.pdf |L15]] | Caches | P&H Ch5.3,5.4 | |  
 +|   | 3/16 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L16.pdf |L16]] | More caches | P&H Ch5.3~5.4 | | 
 +| 10 | 3/21 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L17.pdf |L17]] | VM: protection and paging | P&H Ch5.7~5.8 | Lab 3 due | 
 +|    | 3/23 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L18.pdf |L18]] | VM: page tables and TLB | P&H Ch5.7~5.8 | | 
 +| 11 | 3/28 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L19.pdf |L19]] | VM: modern systems | Rest of Ch5 and paper | Lab 4 start | 
 +|    | 3/30 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L20.pdf |L20]] | ILP to Multicores | | |  
 +| 12 | 4/4 | ^ Midterm 2 in class | | Lab 4 status check |
 +|    | 4/6 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L21.pdf |L21]] | Parallel Computer Architecture | P&H Ch6 | | 
 +| 13 | 4/11 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L22.pdf |L22]] | Multithreaded Programming | ^ No lab meeting\\ this week | 
 +|    | 4/13 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L23.pdf |L23]] | Parallel Performance | ^ |
 +|    | 4/14-16 | ^ Spring Carnival | ^ |
 +| 14 |4/18 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L24.pdf |L24]] | Cache Coherence | | |  
 +|    | 4/20 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L25.pdf |L25]] | Synchronization | | | 
 +| 15 | 4/25 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L26.pdf |L26]] | Interconnects  | | Lab 4 due | 
 +|    | 4/27 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S16handouts/L27.pdf |L27]] | Hardware Acceleration | |  |  
 +|    | 5/2 | ^ Final Exam, 08:30 AM - 11:30 AM | | |
 +\\