no way to compare when less than two revisions

Differences

This shows you the differences between two versions of the page.


Next revision
18-447_course_schedule_spring_2011 [2017/09/29 14:11] – external edit 127.0.0.1
Line 1: Line 1:
 +====== 18-447 Course Schedule, Spring 2011======
  
 +Reading assignments are to be completed BEFORE coming to class.  (P&H=The Hardware/Software
 +Interface, Fourth Edition by Patterson and Hennessy, Morgan Kaufmann/Elsvier.) You may also find it 
 +helpful to preview lecture notes from [[18-447 Course Schedule, Spring 2010 |Spring 2010]] before class.  There will be additional assigned readings  from research papers.
 +
 +  * Part 1: L1~L12 Microrocessors
 +  * Part 2: L13~L19 Memory and I/O
 +  * Part 3: L20~L27 Multiprocessors
 +
 +(Go to [[18-447_introduction_to_computer_architecture |the Course Home Page]])
 +
 +(Go to [[https://blackboard.andrew.cmu.edu/ |Blackboard]])
 +
 +\\
 +^ Week ^ Date ^ L# ^ Topic ^ Readings ^ Weekly Lab ^ HW ^
 +| 1 | 1/10 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L01.pdf |L1]] | Introduction | P&H Ch1 ^ No lab meeting\\ this week | |
 +|   | 1/12 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L02.pdf |L2]] | ISA Design | P&H Ch2 (Optional P&H Appendix E.) ^ | |
 +| 2 | 1/17 | ^ No classes (Martin Luther King, Jr. Day) | | Lab 0: warm-up | HW1 out |
 +|   | 1/19 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L03.pdf |L3]] | MIPS ISA | P&H Ch2 | | |
 +| 3 | 1/24 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L04.pdf |L4]] | Single-Cycle Implementation | P&H 4.1~4.4 | Lab 1: single-cycle | |
 +|   | 1/26 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L05.pdf |L5]] | Performance and Cost | P&H Ch1.5 and 1.7 | |  |
 +| 4 | 1/31 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L06.pdf |L6]] | Multi-Cycle Implementations | P&H Appendix D | Lab 1 due |  |
 +|   | 2/2 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L07.pdf |L7]] | Pipelining: Basics | P&H Ch4.5~4.6 | | HW1 due\\ HW2 out |
 +| 5 | 2/7 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L08.pdf |L8]] | Pipelining: Data Hazard and  Resolution | P&H Ch4.7 | Lab 2: pipelining | |
 +|   | 2/9 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L09.pdf |L9]] | Pipelining: Control Hazard and Resolution | P&H Ch4.8 | |  |
 +| 6 | 2/14 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L10.pdf |L10]] | Pipelining: Branch Prediction | P&H Ch 4.8 | Lab 2 due |  |
 +|   | 2/16 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L11.pdf |L11]] | Pipelining: Exceptions | P&H Ch4.9 | | HW2 due |
 +| 7 | 2/21 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L12.pdf |L12]] | Busses and I/O | P&H Ch6 | Lab 3: control flow | |
 +|  | 2/23 | ^ Midterm 1 in Class | | | |
 +| 8 | 2/28 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L13.pdf |L13]] | Memory Technology and Organization | P&H Ch5.1 | Lab 3 due | |
 +|   | 3/2 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L14.pdf |L14]] | Caches | P&H Ch5.2~5.3 | | |
 +|   | 3/7 | ^ No classes (Spring Break) | | | |
 +|   | 3/9 | ^ No classes (Spring Break) | | | |
 +| 9 | 3/14 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L15.pdf |L15]] | More caches | P&H Ch5.2~5.3 ^ No lab meeting \\ this week | HW3 out |
 +|   | 3/16 | [[pipeline_synthesis_from_transaction-based_specifications |L16]] | Advanced Topic: Automatic Pipelining | Rest of P&H Ch4 ^ | |
 +| 10 | 3/21 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L17.pdf |L17]] | VM: protection and paging | P&H Ch5.4~5.6 | Lab 4: exceptions | |
 +|    | 3/23 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L18.pdf |L18]] | VM: page tables and TLB | Rest of P&H Ch5 | | |
 +| 11 | 3/28 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L19.pdf |L19]] | VM: modern systems | assigned paper | Lab 4 due  | |
 +|    | 3/30 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L20.pdf |L20]] | ILP to Multicores | P&H Ch7 | | HW3 due |
 +| 12 | 4/4 | ^ Midterm 2 in class | | Lab 5: Cache & TLB\\ Lab 5 ckp0 due | |
 +|    | 4/6 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L21.pdf |L21]] | Parallel Computer Architecture | P&H Ch7 | | |
 +| 13 | 4/11 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L22.pdf |L22]] | Multithreaded Programming | | | |
 +|    | 4/13 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L23.pdf |L23]] | Parallel Performance | | | |
 +|    | 4/14-16 | ^ Spring Carnival | | | |
 +| 14 |4/18 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L24.pdf |L24]] | Cache Coherence | | Lab 5 ckp1&2 due | HW4 out |
 +|    | 4/20 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L25.pdf |L25]] | Synchronization | | | |
 +| 15 | 4/25 | [[https://www.ece.cmu.edu/~jhoe/course/ece447/S11handouts/L26.pdf |L26]] | Interconnects  | | Lab 5 ckp3 due | |
 +|    | 4/27 | [[fpga_architecture_for_computing |L27]] | Advanced Topic: Hybrid Architecture | (Optional P&H Appendix A) | | HW4 due |
 +|    | 5/3 | ^ Final Exam, 1:00pm‐4:00pm, GHC 4307 | | | |
 +\\