Electrical & Computer



### 18-447 Lecture 14: Exceptions and Interrupts

James C. Hoe Dept of ECE, CMU March 16, 2009

Announcements: Spring break is over . . . HW 3 is due now Project 2 due this week Midterm 2 on 3/30 in class (last lecture to be included)

Handouts:







CMU 18-447 S'09 L14-5 © 2009

# Interrupt Control Transfer

- An interrupt is an "unplanned" function call to a system routine (aka, the interrupt handler)
- Unlike a normal function call, the interrupted thread cannot anticipate the control transfer or prepare for it in any way
- Control is later returned to the main thread at the interrupted instruction

The control transfer to the interrupt handler and back must be 100% transparent to the interrupted thread!!!







### Privilege Levels The OS must somehow be more powerful to create and maintain such an abstraction, hence a separate privileged (aka protected or kernel) mode - additional architectural states and instructions, in particular those controlling virtualization/ protection/isolation the kernel code running in the privileged mode has access to the complete "bare" hardware system user-level level state and instructions privileged level "hypervisor" level for irtualizing multiple OSs



















ENGINEERING

CMU 18-447 S'09 L14-17 © 2009 J. C. Hoe

## Interrupt Servicing

- On an interrupt transfer, the CPU hardware records the cause of the interrupt in a privileged registers (Interrupt Cause Register)
- Option 1: Control is transfer to a pre-fixed default interrupt handler address
  - this initial handler examines the cause and branches to the appropriate handler subroutine to do the work
  - this address is protected from user-level process so one cannot just jump or branch to it
- Option 2: Vectored Interrupt
  - a bank of privileged registers to hold a separate specialized handler address for each interrupt source
  - On an interrupt, hardware transfer control directly to the appropriate handler to save interrupt overhead

MIPS uses a 7-instruction handler for TLB-miss

GINEERING	Example of Causes		
Number	Name	Cause of exception	
0	Int	interrupt (hardware)	
4	AdEL	address error exception (load or instruction fetch)	
5	AdES	address error exception (store)	
6	IBE	bus error on instruction fetch	
7	DBE	bus error on data load or store	
8	Sys	syscall exception	
9	Вр	breakpoint exception	
10	RI	reserved instruction exception	
11	CpU	coprocessor unimplemented	
12	Ov	arithmetic overflow exception	
13	Tr	trap	
	EDE	floating point	







C ENGINEERING An Extremely Short Handler			
	_handler_shortest: # no prologue needed		
	short handler body	# can use only r26 and r27 # interrupt not re-enabled for # something really quick	
	# epilogue		
	mfc0 r26,epc	# get faulting PC	
	jr 26	# jump to retry faulting PC	
	rfe	# restore from exception mode	
	Note: You can find more examples in the book CD. If you are really serious about it, take a look inside Linux source. It is not too hard to figure out once you know what to look for.		

EnclineEring CA			CMU 18-447 5'09 L14-23 © 2009	
A Short Handler				
_handler_short: # prologue addi sp, sp -0x8 sw r8, 0x0(sp) sw r9, 0x4(sp)		# allocate stack space (8 byte) # back-up r8 and r9 for use in b #	oody	
	short handler body	# can use r26, r27, and r8, r9 # interrupt not re-enabled		
	# epilogue lw r8, 0x0(sp) lw r9, 0x4(sp) addi sp, sp, 0x8 mfc0 r26,epc j r26 rfe	# restore r8, r9 # # restore stack pointer # get EPC # jump to retry EPC # restore from exception mode		



Electrical & Computer

CMU 18-447 5'09 L14-25 © 2009 J. C. Hoe

#### **Interrupt** Priority Asynchronous interrupt sources are ordered by priorities - higher-priorities interrupts are more timing critical - if multiple interrupts are triggered, the handler handles the highest-priority interrupt first Interrupts from different priorities can be selectively disabled by setting the mask in the Status register (actually a SW convention in MIPS) When servicing a particular priority interrupt, the handler only re-enable higher-priority interrupts - higher-priority interrupt won't get delayed Re-enabling same/lower-priority interrupts may lead to an infinite loop if a device interrupts repeatedly

Electric ENC	sineering Nesta	ble Handler
	_handler_nest: # prologue addi sp, sp, -0x8 mfc0 r26, epc sw r26, 0x0(sp) sw r8, 0x4(sp) later	# allocate stack space for EPC # get EPC # store EPC onto stack # allocate a register for use
	interruptible longer handler body	# could free-up more registers <b>ile</b> # to stack if needed
	mtc0 r26, status	# write into status reg
	# epilogue addi r8, r0, 0x404 bit	# clear interrupt enable