


FESIA: A Fast and SIMD-Efficient Set Intersection Approach on Modern CPUs Jiyuan Zhang (jiyuanz@andrew.cmu.edu), Daniele G. Spampinato, Franz Franchetti



Data parallelism is a common feature in the architectures of modern processors. And it has the trend of becoming wider and wider.





Approaches for set intersection

Example: hash, tree-based data structures for set intersections

✓ Good runtime complexity

★ ☐ Hard to leverage vectorization features on modern


processors, therefore cannot achieve speedups in practice

Vectorizations for set intersection

Merge-based intersection has irregular patterns of computations. It is non-trivial on how to leverage SIMD acceleration.

```
1 int scalar_merge_intersection(int L1[],
               int n1, int L2[], int n2) {
    int i = 0, j = 0, r = 0;
    while (i < n1 && j < n2)</pre>
      if (L1[i] < L2[j]) {</pre>
        i++;
      } else if (L1[i] > L2[j]) {
         j++;
      } else
         i++; j++; r++;
11
12
13 return r;
14 }
```

Listing 1. A code example of scalar merge-based set intersection



A segmented-bitmap data structure, and a two-step intersection approach: (1) the bitmaps are used to filter out unmatched elements, and (2) a segment-by-segment comparison is conducted to compute the final set intersection using specialized SIMD kernels.

Step 1:Bitmap-level intersection

- (1) Bitwise-AND on bitmaps e.g., vandps
- (2) Segment transformatiosn
- segment size
- □ the output grouped by the segment size, e.g., 0xFFFF (s=16)
- - e.g., *pextrb*

The summary of FESIA VS. state-of-the-art intersection approaches

Methods	Complexity	Small Intersect	SIMD	Multicore	$n_1 \ll n_2$	k-way intersection	Portable
FESIA	$n/\sqrt{w} + r$	\checkmark	\checkmark	\checkmark	$\min(n_1, n_2)$	$kn/\sqrt{w} + r$	\checkmark
BMiss ^[1]	$n_1 + n_2$	\checkmark	\checkmark		$n_1 + n_2$	$n_1 \cdots + n_k$	\checkmark
Galloping ^[2]	$n_1 \log n_2$		\checkmark		$n_1 \log n_2$	$n_1(\log n_2 + \dots + \log n_k)$	
Hiera ^[3]	$n_1 + n_2$		\checkmark		$n_1 + n_2$	$n_1 \cdots + n_k$	
Fast ^[4]	$n/\sqrt{w} + r$	\checkmark			$n/\sqrt{w} + r$	$n/\sqrt{w} + kr$	

w indicates the SIMD width, and n and r indicate the size of the input set and the intersection size


CMU ECE

FESIA: A Fast and SIMD-Efficient Set Intersection Approach

• e.g, *pcmpeqw*, *pcmpeqq*, with s =


(3) Non-zero segment index extraction


Step 2: Segment-level intersection




1 /* the dispatch control code */							
2 int ctrl = ((Sa << 3) Sb);							
3 /* jump to a specialized intersection kernel */							
4 switch(ctrl & 0x7F){							
5 /* Each specialized kernel is a macro */							
6 case 0: break; //kernel0x0							
7 case 1: break; //kernel0x1							
8 case 2: break; //kernel0x2							
9							
<pre>10 case 63: Kernel7x7; break;</pre>							
<pre>11 default: GeneralIntersection(); break;</pre>							
12 }							
<pre>9 /* case 3 to 62 are omitted */ 10 case 63: Kernel7x7; break;</pre>							

Listing 2. The jump table for specialized kernels Runtime dispatch





FESIA outperforms other scalar and SIMD set intersection methods.



Real-world datasets

We study the performance on two real-world tasks: (1) a database query task, and (2) a triangle counting task in graph analytics

