

MICRO-47, December 15, 2014

FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems


Jishen Zhao

Onur Mutlu


Yuan Xie



New Design Opportunity with NVMs




New Design Opportunity with NVMs



Examples applications

Databases, file systems, key-value stores
(In-memory data structures can immediately become permanent)

New Design Opportunity with NVMs




New use case of NVM:

concurrently running two types of applications
[Kannan + HPCA'14, Liu + ASPLOS'14, Meza + WEED'14]



Focus of Our Work: Memory Controller Design




Fair and High-Performance Memory Control

Why Another Memory Control Scheme?



Memory Controller



Determine which requests can be sent on the memory bus to be serviced

Why conventional memory control schemes are inefficient in persistent memory systems

How to design fair and high-performance memory control in this new scenario

Assumptions and Design Choices

Conventional memory control schemes

Assumptions

1. Reads are on the critical path of application execution

(Application execution is read-dependent)

2. Applications are usually read-intensive

Design choices

1. Prioritize reads over writes

2. Delay writes until they overflow the write queue


(Infrequent write queue drains)

**These assumptions no longer hold in persistent memory,
which needs to support data persistence**


(Data consistency when the system suddenly crashes or loses power)

Mechanisms: multiversioning and write-order control

Implication of Multiversioning



Implication of Multiversioning



- Logging
- Copy-on-write

The two versions are not updated at the same time

**Significantly increasing write traffic –
Two writes with each one data update**

[Volos+ ASPLOS'11, Coburn+ ASPLOS'11, Condit+ SOSP'09, Venkataraman+ FAST'11]

Assumptions and Design Choices

Assumptions

1. Reads are on the critical path of application execution

~~2. Applications are usually read-intensive~~

Design decisions

1. Prioritize reads over writes

Persistent applications are usually write-intensive


Infrequent write queue drains

Implication of Write-order Control

The two versions are not supposed to be updated at the same time, issued in order:

$A' = \{A'_1, A'_2, A'_3\}$

$A = \{A_1, A_2, A_3\}$



Reordered by caches and MCs:


$A_2, A'_2, A'_1, A_1, A_3$

Crash

Implication of Write-order Control

Issued in order:

*Update A';
Cache flush;
Memory barrier;
Update A;
Cache flush;
Memory barrier;*



Restrict the ordering of writes arriving at the memory

**Making application execution write dependent –
Subsequent writes, reads, and computation can all
depend on a previously issued write**

[Volos+ ASPLOS'11, Coburn+ ASPLOS'11, Condit+ SOSP'09, Venkataraman+ FAST'11]

Assumptions and Design Choices

Assumptions

~~1. Reads are on the critical path of application execution~~

~~(Application execution is read-dependent)
usually read-intensive~~

Design decisions

1. Writes are also on the critical execution path

(Application execution is write-dependent)

Persistent applications are usually write-intensive

Infrequent write queries are

Assumptions and Design Choices

Assumptions

1. Writes are also on the critical execution path application execution

2. Persistent applications are usually write-intensive

Assumptions and Design Choices

Assumptions

1. Writes are also on the critical execution path

2. Persistent applications are usually write-intensive

Design choices

1. Prioritize reads

Unfairness

2. Delay writes if they overflow the write queue

Performance Degradation

Frequent write queue drains

Why ►

Frequent stall reads to drain the write queue, frequently switch between servicing reads and servicing writes



Bus Turnaround Overhead

$t_{RTW} \sim 7.5ns$

$t_{WTR} \sim 15ns$

[Kim + ISCA'12]

Forcing write queue drain by stalling reads



Assumptions and Design Choices

Assumptions

1. Writes are also on the critical execution path

1. Prioritize reads

Unfairness

2. Persistent applications are usually write-intensive

2. Delay writes
they fill up the write queue


Performance Degradation

3. Writes in persistent memory have low bank-level parallelism (BLP)

Low Bank-level Parallelism (BLP)

*Stalling reads for a long time
while the bus is servicing writes to persistent memory*

A Log (Spans Multiple Banks)
*One or several sets of
contiguous memory locations*



Assumptions and Design Choices

Assumptions

1. Writes are also on the critical execution path

2. Persistent applications are usually write-intensive

3. Writes of persistent applications have low BLP

Design choices



Design Principles

Persistence-Aware Memory Scheduling
Minimizing write queue drains and
bus turnarounds, while ensuring fairness


Persistent Write Striding
Increasing BLP of writes to persistent memory
to fully utilize memory bandwidth

Persistence-aware Memory Scheduling

Minimizing write queue drains and bus turnarounds, while ensuring fairness

Problem: when to switch between servicing read batches and write batches

Low bus turnaround overhead, risk frequent write queue drains




Persistence-aware Memory Scheduling

Minimizing write queue drains and bus turnarounds, while ensuring fairness

Problem: when to switch between servicing read batches and write batches


Less likely to starve reads and writes, higher bus turnaround overhead



Persistence-aware Memory Scheduling

Minimizing write queue drains and bus turnarounds, while ensuring fairness

Key idea 1: balance the amount of time spent in continuously servicing reads and writes



Persistence-aware Memory Scheduling

Minimizing write queue drains and bus turnarounds,
while ensuring fairness

*Key idea 2: Time to service read batches and
write batches is **JUST long enough***


$$\frac{t_{RTW} + t_{WTR}}{T(\text{read batches}) + T(\text{write batches})} < \mu$$

User-defined bus turnaround overhead

Pick the choice with the shortest times

Persistent Write Striding

Increasing BLP of persistent writes to fully utilize memory bandwidth




Experimental Setup

- Simulator
 - McSimA+ [Ahn+, ISPASS'13] (modified)
- Configuration
 - Four-core processor, eight threads
 - Private caches: L1/L2, SRAM, 64KB/256KB per core
 - Shared last-level cache: L3, SRAM, 2MB per core
 - Main memory: STT-MRAM DIMM (8GB)
- Benchmarks
 - 7 non-persistent applications
 - 3 persistent applications

} 18 Workloads
- Metrics
 - Weighted speedup & maximum slowdown


Performance

Weighted Speedup




Fairness

Maximum Slowdown



Bus Turnaround Overhead



(The worst case of previous designs: 17%)

Other Results

Sensitivity study on various

- NVM Latencies
- Row-buffer sizes
- Number of threads

Summary

Reads

Writes

FIRM [MICRO'14]

...
BLISS [ICCD'14]

SMS [ISCA'12]


TCM [MICRO'10]

ATLAS [HPCA'10]

PAR-BS [ISCA'08]

STFM [MICRO'07]

FR-FCFS [ISCA'00]



Design principles:

Persistence-aware memory scheduling

Persistent write striding

Fairness

**High
Performance**

**Persistent
Memory**



Thank you!

MICRO-47, December 15, 2014

FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems

Jishen Zhao

Onur Mutlu

Yuan Xie

