Address-Value Delta (AVD) Prediction

Onur Mutlu Hyesoon Kim Yale N. Patt



What is AVD Prediction?

A new prediction technique used to break the data dependencies between **dependent load instructions**

Talk Outline

- Background on Runahead Execution
- The Problem: Dependent Cache Misses
- AVD Prediction
- Why Does It Work?
- Evaluation
- Conclusions

Background on Runahead Execution


- A technique to obtain the memory-level parallelism benefits of a large instruction window
- When the oldest instruction is an L2 miss:
 - Checkpoint architectural state and enter runahead mode
- In runahead mode:
 - Instructions are speculatively pre-executed
 - The purpose of pre-execution is to generate prefetches
 - L2-miss dependent instructions are marked INV and dropped
- Runahead mode ends when the original L2 miss returns
 - Checkpoint is restored and normal execution resumes

Runahead Example

Small Window: Load 2 Miss Load 1 Miss Compute Compute Stall Stall Miss 2 Miss 1 Runahead: Works when Load 1 and 2 are independent Load 2 Miss Load 1 Hit Load 2 Hit Load 1 Miss Runahead Compute Compute **Saved Cycles** Miss 2

The Problem: Dependent Cache Misses

Runahead: Load 2 is dependent on Load 1




- Runahead execution cannot parallelize dependent misses
- This limitation results in
 - wasted opportunity to improve performance
 - wasted energy (useless pre-execution)
- Runahead performance would improve by 25% if this limitation were ideally overcome

The Goal

 Enable the parallelization of dependent L2 cache misses in runahead mode with a low-cost mechanism

- How:
 - Predict the values of L2-miss address (pointer) loads
 - Address load: loads an address into its destination register,
 which is later used to calculate the address of another load
 - as opposed to data load

Parallelizing Dependent Misses



A Question

How can we predict the values of address loads with low hardware cost and complexity?

Talk Outline

- Background on Runahead Execution
- The Problem: Dependent Cache Misses
- AVD Prediction
- Why Does It Work?
- Evaluation
- Conclusions

The Solution: AVD Prediction

Address-value delta (AVD) of a load instruction defined as:

AVD = Effective **Address** of Load — Data **Value** of Load

- For some address loads, AVD is stable
- An AVD predictor keeps track of the AVDs of address loads
- When a load is an L2 miss in runahead mode, AVD predictor is consulted
- If the predictor returns a stable (confident) AVD for that load, the value of the load is predicted

Predicted Value = Effective Address — Predicted AVD

Identifying Address Loads in Hardware

- Insight:
 - If the AVD is too large, the value that is loaded is likely **not** an address
- Only keep track of loads that satisfy:


-MaxAVD ≤ AVD ≤ +MaxAVD

- This identification mechanism eliminates many loads from consideration
 - Enables the AVD predictor to be small


An Implementable AVD Predictor

- Set-associative prediction table
- Prediction table entry consists of
 - Tag (Program Counter of the load)
 - Last AVD seen for the load
 - Confidence counter for the recorded AVD
- Updated when an address load is retired in normal mode
- Accessed when a load misses in L2 cache in runahead mode
- Recovery-free: No need to recover the state of the processor or the predictor on misprediction
 - Runahead mode is purely speculative

AVD Update Logic



AVD Prediction Logic



Talk Outline

- Background on Runahead Execution
- The Problem: Dependent Cache Misses
- AVD Prediction
- Why Does It Work?
- Evaluation
- Conclusions


Why Do Stable AVDs Occur?

- Regularity in the way data structures are
 - allocated in memory AND
 - traversed
- Two types of loads can have stable AVDs
 - Traversal address loads
 - Produce addresses consumed by address loads
 - Leaf address loads
 - Produce addresses consumed by data loads

17

Traversal Address Loads

Regularly-allocated linked list:



A **traversal address load** loads the pointer to next node:

node = node → next

AVD = Effective Addr – Data Value


D	ata Val	ле	AVD
	A+k	abla	-k
	A+2k		-k
	A+3k	1	-k
	A+4k	igstyle igstyle	-k
	A+5k		-k
	D	A+k A+2k A+3k A+4k	A+2k A+3k A+4k

Striding data value

Stable AVD

Properties of Traversal-based AVDs

- Stable AVDs can be captured with a stride value predictor
- Stable AVDs disappear with the re-organization of the data structure (e.g., sorting)




- Stability of AVDs is dependent on the behavior of the memory allocator
 - Allocation of contiguous, fixed-size chunks is useful

Leaf Address Loads

Sorted dictionary in parser:

Nodes point to strings (words)
String and node allocated consecutively



Dictionary looked up for an input word.

A **leaf address load** loads the pointer to the string of each node:

```
lookup (node, input) { // ...

ptr_str = node→string;

m = check_match(ptr_str, input);

if (m>=0) lookup(node->right, input);

if (m<0) lookup(node->left, input);

}
```


AVD = Effective Addr – Data Value

Effective Addr	ata Valu	ıе	AVD
A+k	A	V	k
C+k	С	X	k
F+k	F/		k

No stride! Stable AVD

Properties of Leaf-based AVDs

- Stable AVDs cannot be captured with a stride value predictor
- Stable AVDs do not disappear with the re-organization of the data structure (e.g., sorting)



 Stability of AVDs is dependent on the behavior of the memory allocator

Talk Outline

- Background on Runahead Execution
- The Problem: Dependent Cache Misses
- AVD Prediction
- Why Does It Work?
- Evaluation
- Conclusions


Baseline Processor

- Execution-driven Alpha simulator
- 8-wide superscalar processor
- 128-entry instruction window, 20-stage pipeline
- 64 KB, 4-way, 2-cycle L1 data and instruction caches
- 1 MB, 32-way, 10-cycle unified L2 cache
- 500-cycle minimum main memory latency
- 32 DRAM banks, 32-byte wide processor-memory bus (4:1 frequency ratio), 128 outstanding misses
 - Detailed memory model


AVD Prediction

Pointer-intensive benchmarks from Olden and SPEC INT00

Performance of AVD Prediction



Effect on Executed Instructions



AVD Prediction vs. Stride Value Prediction


Performance:

- Both can capture traversal address loads with stable AVDs
 - e.g., treeadd
- Stride VP cannot capture leaf address loads with stable AVDs
 - e.g., health, mst, parser
- AVD predictor cannot capture data loads with striding data values
 - Predicting these can be useful for the correct resolution of mispredicted L2-miss dependent branches, e.g., parser

Complexity:

- AVD predictor requires much fewer entries (only address loads)
- AVD prediction logic is simpler (no stride maintenance)

AVD vs. Stride VP Performance




Conclusions


- Runahead execution is unable to parallelize dependent L2 cache misses
- A very simple, 16-entry (102-byte) AVD predictor reduces this limitation on pointer-intensive applications
 - Increases runahead execution performance by 12.1%
 - Reduces executed instructions by 13.3%
- AVD prediction takes advantage of the regularity in the memory allocation patterns of programs
- Software (programs, compilers, memory allocators) can be written to take advantage of AVD prediction

Backup Slides


The Potential: What if it Could?



Effect of Confidence Threshold



Effect of MaxAVD



Effect of Memory Latency

